





Projet électronique FPGA #1 : Détecteur d'une séquence parallèle

Découvrez notre Chaîne YouTube "[Ingénierie et Projets](#)"

Découvrez notre Chaîne Secondaire "[Information Neuronale et l'Ingénierie du Cerveau](#)"





Principe de fonctionnement :

Le circuit est un **détecteur** d'un mot parallèle de N bits défini par l'utilisateur. Le circuit dispose d'un signal de validation et une entrée de réinitialisation asynchrone. Dans ce **projet** le mot est fixé sur 8 bits (8 **Switch**) et une **LED** d'état lorsque la séquence est détectée.

Entrées :

- EN : Liée au pin 80 (P80) du **FPGA** et avec le bouton poussoir activé niveau bas. Elle sert à activer la sortie du séquenceur.
- SeqIN[0..7] : Liées aux pins du FPGA (regarde la figure ci-dessus), c'est mot de 8 bits



qui simule la séquence à détectée

Sortie :

- SeqD : Sortie liée au pin 46 (P46) du FPGA et à une LED verte, égale à '1' lorsque le mot d'entrée égale à la séquence.

Pinout des E/S du FPGA :

C'est un fichier des contraintes (.ucf) permet d'établir la liaison entre le circuit synthétisé par le code VHDL et les pins physique du circuit FPGA. Le kit de développement est menu d'un fichier complet de tous les pins (E/S, LED, VGA, Swith, 7 segment, ...) ([voir le guide](#))

Contenue du fichier **Albertv2.ucf** :

```
#+++++  
+++++#  
# This file is a .ucf for ElbertV2 Development Board  
#  
# To use it in your project :  
#  
# * Remove or comment the lines corresponding to unused pins in the project  
#  
# * Rename the used signals according to the your project  
#  
#+++++  
+++++#  
  
#*****  
*****#  
#  
# UCF for ElbertV2 Development Board
```



Projet électronique FPGA #1 : Détecteur d'une séquence parallèle

```

#
*****#
*****#
CONFIG VCCAUX = "3.3" ;

# Clock 12 MHz
NET "Clk"          LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;

#####
#####
#                               VGA
#####
#####

    NET "HSync"          LOC = P93 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
    NET "VSync"          LOC = P92 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
    NET "Blue[2]"        LOC = P98 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
    NET "Blue[1]"        LOC = P96 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
    NET "Green[2]"       LOC = P102 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
    NET "Green[1]"       LOC = P101 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
    NET "Green[0]"       LOC = P99 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
    NET "Red[2]"         LOC = P105 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
    NET "Red[1]"         LOC = P104 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
    NET "Red[0]"         LOC = P103 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;

#####
#####
#                               Micro SD Card
#####
#####

    NET "CLK"            LOC = P57 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
    NET "DAT0"           LOC = P83 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI

```



Projet électronique FPGA #1 : Détecteur d'une séquence parallèle

```
VE = 12;
  NET "DAT1"          LOC = P82  | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "DAT2"          LOC = P90  | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "DAT3"          LOC = P85  | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "CMD"           LOC = P84  | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;

#####
#####
#                               Audio
#####
#####

  NET "AUDIO_L"       LOC = P88  | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "AUDIO_R"       LOC = P87  | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;

#####
#####
#                               Seven Segment Display
#####
#####

  NET "SevenSegment[7]" LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "SevenSegment[6]" LOC = P116 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "SevenSegment[5]" LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "SevenSegment[4]" LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "SevenSegment[3]" LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "SevenSegment[2]" LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "SevenSegment[1]" LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "SevenSegment[0]" LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
```



Projet électronique FPGA #1 : Détecteur d'une séquence parallèle

```
NET "Enable[2]"          LOC = P124 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "Enable[1]"          LOC = P121 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "Enable[0]"          LOC = P120 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;

#####
#####
#                               LED
#####
#####

NET "LED[0]"             LOC = P46   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "LED[1]"             LOC = P47   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "LED[2]"             LOC = P48   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "LED[3]"             LOC = P49   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "LED[4]"             LOC = P50   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "LED[5]"             LOC = P51   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "LED[6]"             LOC = P54   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "LED[7]"             LOC = P55   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;

#####
#####
#                               DP Switches
#####
#####

NET "DPSwitch[0]"        LOC = P70   | PULLUP   | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "DPSwitch[1]"        LOC = P69   | PULLUP   | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "DPSwitch[2]"        LOC = P68   | PULLUP   | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "DPSwitch[3]"        LOC = P64   | PULLUP   | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
```



Projet électronique FPGA #1 : Détecteur d'une séquence parallèle

```
NET "DPSwitch[4]"      LOC = P63  | PULLUP  | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "DPSwitch[5]"      LOC = P60  | PULLUP  | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "DPSwitch[6]"      LOC = P59  | PULLUP  | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "DPSwitch[7]"      LOC = P58  | PULLUP  | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;

#####
#####
#                               Switches
#####
#####

NET "Switch[0]"        LOC = P80  | PULLUP  | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "Switch[1]"        LOC = P79  | PULLUP  | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "Switch[2]"        LOC = P78  | PULLUP  | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "Switch[3]"        LOC = P77  | PULLUP  | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "Switch[4]"        LOC = P76  | PULLUP  | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;
NET "Switch[5]"        LOC = P75  | PULLUP  | IOSTANDARD = LVCMOS33 | SLEW =
SLOW | DRIVE = 12;

#####
#####
#                               GPIO
#####
#####

#####
#####
# HEADER P1
#####
#####
NET "IO_P1[0]"          LOC = P31  | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "IO_P1[1]"          LOC = P32  | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "IO_P1[2]"          LOC = P28  | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
```



Projet électronique FPGA #1 : Détecteur d'une séquence parallèle

```
VE = 12;
  NET "IO_P1[3]"          LOC = P30   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P1[4]"          LOC = P27   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P1[5]"          LOC = P29   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P1[6]"          LOC = P24   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P1[7]"          LOC = P25   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;

#####
#####
# HEADER P6
#####
#####

  NET "IO_P6[0]"          LOC = P19   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P6[1]"          LOC = P21   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P6[2]"          LOC = P18   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P6[3]"          LOC = P20   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P6[4]"          LOC = P15   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P6[5]"          LOC = P16   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P6[6]"          LOC = P12   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P6[7]"          LOC = P13   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;

#####
#####
# HEADER P2
#####
#####

  NET "IO_P2[0]"          LOC = P10   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P2[1]"          LOC = P11   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
```




Projet électronique FPGA #1 : Détecteur d'une séquence parallèle

```
VE = 12;
  NET "IO_P2[2]"          LOC = P7      | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P2[3]"          LOC = P8      | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P2[4]"          LOC = P3      | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P2[5]"          LOC = P5      | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P2[6]"          LOC = P4      | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P2[7]"          LOC = P6      | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;

#####
#####
# HEADER P4
#####
#####

  NET "IO_P4[0]"          LOC = P141   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P4[1]"          LOC = P143   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P4[2]"          LOC = P138   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P4[3]"          LOC = P139   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P4[4]"          LOC = P134   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P4[5]"          LOC = P135   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P4[6]"          LOC = P130   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
  NET "IO_P4[7]"          LOC = P132   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;


#####
#####
# HEADER P5
#####
#####
# Two input PINs of P5 Header IO_P5[1] and IO_P5[7].
```




```
NET "IO_P5[0]"          LOC = P125 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "IO_P5[1]"          LOC = P123 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12 | PULLUP;
NET "IO_P5[2]"          LOC = P127 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "IO_P5[3]"          LOC = P126 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "IO_P5[4]"          LOC = P131 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "IO_P5[5]"          LOC = P91  | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "IO_P5[6]"          LOC = P142 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12;
NET "IO_P5[7]"          LOC = P140 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRI
VE = 12 | PULLUP;
```

Comment ajouter le fichier .ucf au projet ?

1. Click droit : New Source



2. Implementation Constraints File et tapez un nom (Pinout)



3. Remplissage du fichier : Copier/Coller la partie qui nous intéresse du fichier Elbertv2.ucf et adapter les noms avec les noms utiliser dans le programme VHDL



Projet électronique FPGA #1 : Détecteur d'une séquence parallèle

```
1 CONFIG VCCAUX = "3.3" ;
2
3 # Clock 12 MHz
4 NET "clk" LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;
5 #NET "Clk" LOC = P57 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
6
7 NET "SeqD" LOC = P46 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
8
9 NET "SequIN[0]" LOC = P70 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
10 NET "SequIN[1]" LOC = P69 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
11 NET "SequIN[2]" LOC = P68 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
12 NET "SequIN[3]" LOC = P64 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
13 NET "SequIN[4]" LOC = P63 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
14 NET "SequIN[5]" LOC = P60 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
15 NET "SequIN[6]" LOC = P59 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
16 NET "SequIN[7]" LOC = P58 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
17
18 #####
19 # Switches
20 #####
21
22 NET "CE" LOC = P80 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
23
```

Le contenu du fichier Pinout.ucf du circuit séquenceur :

```
CONFIG VCCAUX = "3.3" ;

# Clock 12 MHz
NET "clk" LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;

NET "SeqD" LOC = P46 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;

# Séquence d'entrée sur 8 bits
NET "SequIN[0]" LOC = P70 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
NET "SequIN[1]" LOC = P69 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
NET "SequIN[2]" LOC = P68 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
NET "SequIN[3]" LOC = P64 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW |
```



```
DRIVE = 12;
NET "SequIN[4]"      LOC = P63   | PULLUP   | IOSTANDARD = LVCMOS33 | SLEW = SLOW |
DRIVE = 12;
NET "SequIN[5]"      LOC = P60   | PULLUP   | IOSTANDARD = LVCMOS33 | SLEW = SLOW |
DRIVE = 12;
NET "SequIN[6]"      LOC = P59   | PULLUP   | IOSTANDARD = LVCMOS33 | SLEW = SLOW |
DRIVE = 12;
NET "SequIN[7]"      LOC = P58   | PULLUP   | IOSTANDARD = LVCMOS33 | SLEW = SLOW |
DRIVE = 12;

#####
#####
#                               Switches
#####
#####
#Entrée de validation
NET "CE"             LOC = P80   | PULLUP   | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIV
E = 12;
```

Code VHDL du circuit détecteur de la séquence :

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std;

ENTITY Seq_Detect IS

GENERIC
(
    -- La longueur de la séquence
    N : positive :=8;
    -- La longueur du compteur de nombre des bits 0-7
    N1 : positive :=4
);
```



Projet électronique FPGA #1 : Détecteur d'une séquence parallèle

```
PORT (
  clk , CE :          IN std_logic;
  SeqD :             OUT std_logic:= '0';
  SequIN :          IN std_logic_vector(N-1 downto 0):=x"00"

);
END Seq_Detect;

ARCHITECTURE aCmpt OF Seq_Detect IS
-- La valeur de la séquence égale à x"33" "00110011"
CONSTANT SeqINIT : std_logic_vector(N-1 downto 0):=x"33";
SIGNAL SeqDD: std_logic:= '0';

BEGIN
  -- CE est une entrée Asynchrone
  PROCESS (clk, CE)
    variable Seq_Count : std_logic_vector(N-1 downto 0);
    begin
      IF CE = '1' THEN
        SeqDD<= '0';
      ELSE
        IF clk'EVENT and clk='1' THEN
          Seq_Count:= (others => '0');

          for i in 0 to N-1 loop
            --
            On inscrimente le compteur lorsque SeqINIT(i) =SequIN(i)
            --
            Ce ligne de code éviter d'utiliser la fonction IF afin
            -- d'optimiser les ressources
            Seq_Count := Seq_Count + not(SeqINIT(i) xor SequIN(i));
          end loop;

          if Seq_Count = N then
            SeqDD <= '1';
          else
            SeqDD <= '0';
          end if;
          Seq_Count:=x"0";
        END IF ;
      END IF ;
    END PROCESS;
    SeqD<=SeqDD;
```



```
END aCmpt;
```


Comment générer le fichier .bin ?

The screenshot shows the Xilinx ISE IDE interface. On the left, the 'Processes Running' window is open, and a context menu is displayed over it. The 'Process Properties...' option is highlighted with a red box. The background shows a VHDL code editor with the following code:

```
34 PROCESS (clk, CE)
35     variable Seq_Count : std_logic_vect
36     begin
37     IF CE ='1' THEN
38         SeqDD<= '0';
39     ELSE
40     IF clk'EVENT and clk='1' THEN
41         Seq_Count:= (others => '0');
42     for i in 0 to N-1 loop
43         -- On inscrit le compteur
44         -- Ce ligne de code éviter d'
45         -- d'optimiser les ressources
46         Seq_Count := Seq_Count + not
47     end loop;
48     if Seq_Count = N then
49         SeqDD <= '1';
50     else
51
52
```




Projet électronique FPGA #1 : Détecteur d'une séquence parallèle



Comment transférer le fichier au kit de développement Elbert V2 ?

1. Télécharger le programmeur ([lien ici](#))




Projet électronique FPGA #1 : Détecteur d'une séquence parallèle

The screenshot shows a web browser window with the URL `numato.com/elbert-v2-spartan-3a-fpga-development-board.html`. The page features a navigation menu with tabs: DESCRIPTION, FEATURES & SPECIFICATIONS, DOWNLOADS (selected), ACCESSORIES, TUTORIALS, SAMPLE CODE, and REVIEWS. Below the menu, a list of download links is displayed:

- Configuration Tool (Windows) (Size: 6.5 MB) - **Highlighted with a red box**
- FPGA Tutorial (Elbert V2 & Mimas V2)
- Numato Lab USB CDC Driver (Size: 6 KB)
- Schematics (Size: 289.7 KB)
- User Constraints File (Size: 12.8 KB)
- User Manual (Size: 5.5 MB)


2. Lancer le programme Elbert V2 FPGA,
brancher la carte (voir le guide)




Photos du circuit :



Projet électronique FPGA #1 : Détecteur d'une séquence parallèle





Téléchargements du projet électronique
détecteur de la séquence avec FPGA : [Projet
complet détecteur de la séquence.](#)



Un petit commentaire de vous, un
Grand encouragement pour nous ☐

— Bon courage à tous —

Click to rate this post!

[Total: 1 Average: 5]

Nous Soutenir ☐